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Chalcogenides amass 
off-stage
Compound materials have made the head-
lines in recent semiconductor developments, 
which includes the Ohio-based research-
ers’ new magnetic-semiconductor bi-layer of 
GaN and MnGa for spin control (which will 
operate at room temperatures), and to Intel 
and UCSB’s development of a hybrid chip of 
light-emitting InP combined with silicon. But 
at this December’s IEDM, one spotlight is 
on chalcogenide memories or phase change 
materials. Judging by patent activity, and 
some of the developments in 2006, this 
could become another ‘must have’ char-
acteristic for advanced memories, though 
dates for wide availability range from 2008 
to 2010.
The paper on ‘Ultra-thin phase-change bridge 
memory device using GeSb’ is the work of Y. Chen 
et al. as part of the PCRAM joint project, involving 
IBM, Qimonda (Infineon’s spin-off memory busi-
ness) and Macronix. The memory cell uses what 
is described as ‘a promising phase-change mate-
rial’ of doped germanium antimonide (GeSb).
The phase-change materials, both crystalline and 
non-crystalline states, can represent ‘0’ or ‘1’, and 
switching between these is done with the appli-
cation of a small reset current. Each state is sta-
ble, so the materials lend themselves to non-vola-
tile memories (Figure 1). The cell requires a reset 
current of less than 100 µA and shows rapid 
change between states, good data retention and 
cycle life, and is relative temperature insensitivity.
The actual device consists of a 20 nm to 200 nm-
wide bridge of GeSb connecting two underlying 
electrodes. The bridge width is defined litho-
graphically, but its height is defined by the thick-
ness of the GeSb layers, allowing the designers 
to use atomic layer deposition and lithographic 
techniques to scale the device. The researchers say 
that with a 3 nm-high bridge, the memory device 
could scale to a cross-sectional area of just 60 nm2.
Already BAE Systems is offering a radiation-hard-
ened 4 Mb chalcogenide RAM based on Ovonic 
Unified Memory (OUM) which has, it is claimed, 
cost advantages over conventional solid-state 
memories such as DRAM or Flash due to its thin-
film nature, very small active storage media, and 
simple device structure (Figure 2). Currently the 
word is that a four chip 1 Mb Hitachi EEPROM, 
for space applications, will cost around $5,000.
“OUM requires fewer steps in an IC manufactur-
ing process resulting in reduced cycle times, fewer 
defects, and greater manufacturing flexibility. 
Smaller die sizes result from smaller storage area 
and cell volume without the increasingly exagger-
ated topologies, thereby producing more memory 
circuits per wafer with a process that deviates lit-
tle from a basic CMOS logic flow,” claims Ovonyx.
Gail Purvis
Figure 1.(Top) SEM image of 
an ultra-thin memory test 
cell fabricated for proof-
of-principle evaluation. 
(Bottom) Drawings showing 
an integration scheme for 
the PCM cell. [Courtesy: IBM/
Qimonda/Macronix PCRAM 
joint project)]
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BAE Systems device is designed for system design-
ers who need a high-density, radiation-hardened, 
non-volatile memory device and who previously 
relied on repackaged commercial devices or 
volatile memory with battery backup. The C-RAM 
device (for the space community) provides a sub-
stantial improvement in density, write-cycle endur-
ance, power consumption, and speed over other 
competing non-volatile technologies. “We expect 
C-RAM to become the de facto non-volatile mem-
ory solution in most future spacecraft missions,” 
says Laura Burcin, BAE Systems C-RAM program 
manager in Manassas, VA.
The unit is a 3.3 V, 512 K × 8 C-RAM product 
offering 70 ns read-cycle times, 500 ns write-
cycle times, low operating and standby power. 
The C-RAM is total-dose-immune to 1 Mrad(Si), is 
latchup-immune, and has superior tolerance to 
single-event effects.
The 4 Mb devices are available in a 40-pin flat-
pack package. Deliveries of engineering models 
(P/N: 8406746) started in 4Q 2006.
“Phase change memory has several advantages 
over existing non-volatile memories, including 
fast performance, the ability to rewrite data with-
out having to first erase it, and the read/write 
endurance is much better. Of course it’s expect-
ed to be cheaper than existing non-volatile 
memories on a per-bit basis as well,” says Timothy 
Scott, BAE Systems national sales manager.
“An additional benefit from the phase change 
material is its outstanding radiation hardness,” he 
adds. “This is the key for all our customers who 
currently use a commercial EEPROM made by 
Hitachi that has a very low level of radiation tol-
erance inherent in its design.”
He continues: “We are currently making minor 
process and yield improvements and taking 
orders for prototype parts with deliveries in 
early 2007. Several customers have decided 
to fly C-RAM on their next missions and we 
have 20 different customers currently on the 
waiting list.”
One early taker has been Los Alamos National 
Laboratory. Funded for a new space payload, it 
will use C-RAM in its demonstration and vali-
dation of software defined radio technology. 
The newest payload draws heavily on the high 
performance capabilities of XilinX Inc’s latest 
Virtex-4 family of platform field programmable 
gate arrays (FPGAs) on Atmel Corp’s new AT697 
RadHard SPARc processor and on BAE Systems’ 
new chalcogenide RAM (C-RAM).
The computer’s signal processing is capable 
of <1,000 GOps (Giga operations per second), 
equivalent to that of the last decade’s supercom-
puters, but rather than occupying 50,000 ft2 and 
needing 50 kW of power, the new payload will 
be 40 lb and use 80 W.
By comparison to BAE’s fairly quiet development, 
Samsung has been noisily ‘throwing toys into’ and 
‘pushing out’ the PRAM. Its phase change random 
access memory chip (Figure 3) is 0.0467 µm2 cell 
size, free of intercell noise and allows virtually 
unlimited scalability. The PRAM chips use vertical 
diodes and a 3D transistor structure to create the 
small cell size. Also licensed from ECD Ovonyx, 
Samsung is predicting that the first commercial 
quantities (not expected until 2008) will appear 
initially in multifunction handsets. Understandably, 
as Samsung is the world’s largest producer of 
NAND flash with 46.2% of market share (accord-
ing to iSupply), it will be reluctant to float the 
NAND successor too quickly.
But there’s an inexorable creep towards the phase 
change memory. In 2005, Intel Capital made an 
additional investment in Ovonyx Inc, in which it 
first invested in back in February 2000, when Intel 
first licensed the OUM technology. The technology 
after all offers non-volatile, high-density memory 
with low power needs, and can be used for mobile 
computing, communications and information appli-
ances to embedded microcontrollers and reconfig-
urable MOS logic.
Others working with Ovonyx licenses are 
STMicroelectronics, Nanochip and Japan’s Elpida 
Memory. Taiwan has its own PCM Alliance, com-
prised of the Industrial Technology Research 
Institute, Powerchip Semiconductor Corp, Nanya 
Technology Corp, ProMOS Technologies and 
Winbond Electronics Corp.
ITRI’s executive vice-president, Jyuo-Min Shyu is 
on record as saying that the Alliance’s 
Figure 2. BAE Systems' 
elegant radiation-hardened 
4 Mb C-RAM (P/N: 8406746). 
[Courtesy: BAE Systems]
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development process is ahead of schedule and 
has already been granted 26 patent applications. 
Reset current and reset pulse in products under 
development have reached 0.5 mA and 50 ns, 
and the Alliance is intent on achieving NT$10bn 
in production value by 2008 and NT$100bn 
by 2012.
Last month, III-V Review [Vol. 19, No. 7, pp. 43–
44] covered Europe’s CHEMAPH chalcogenides 
project where Aixtron AG in a consortium of five, 
is working on MOCVD enabled thin film produc-
tion of Ge2Sb2Te5 (in contrast to PVD sputtering 
processes). Once the equipment suppliers start 
delving into a technology, the market comes 
much closer.
Others are thinking along the same line. The US 
Patents Office (August 2006) shows that Structured 
Materials Industries Inc. has already filed its provision-
al patent for MOCVD of GeSbTe based chalcogenides 
as used in chalcogenide random access memories.
SMI has been working on this for two years 
with federal, commercial and internal support. 
“Successfully depositing chalcogenide films by 
MOCVD initially proved to be very challenging,” 
says project scientist, Dr Edwin Dons. “However, 
once the process dynamics were resolved, a 
straightforward deposition was achieved.”
At a research level, the news on chalcogenides 
keeps trickling through. Philippe Guyot-Sionnest 
and colleagues at Chicago University have made 
gold nanorods, coated with silver selenide or 
silver sulphide, by chemically plating the gold 
surface with silver and exposing it to sulphide or 
selenide in an oxidising environment. The gold 
nanorods have a frequency that can be tuned 
between 600 nm to 200 nm (visible to IR light), 
and varying the thickness of the chalcogenide 
layer changes the resonance frequency of the 
particles and gives the material its switching 
on-off effect.
A Hewlett-Packard team has created an array of 
electron beam emitters that can be maneuvered 
above a silicon chip coated with selenium-based 
chacogenides. With bursts of electronics, the indi-
vidually controlled emitters can simultaneously 
write data onto underlying locations of the chip. 
This team has reported fabricating 150 nm spots, 
which could potentially store more data than 
twice as dense typical cells can.
Browse the patents and all the players are 
there. US Patent 7049628 (23 May 2006), 
assigned to Infineon Technologies AG, is for a 
semiconductor memory cell and semiconduc-
tor device (Figure 4). US Patent 7050319, also 
in May, is for ‘memory architecture and the 
method of manufacture’ assigned to Micron 
Technology, Inc. In July, Micron was assigned US 
Patent 7071021 for ‘PCRAM memory cell and 
method of making it’, and yet again with US 
Patent 7056762 for a memory cell with metal-
rich chalcogenide.
Others continue to win their patent ‘spurs’ 
including Matrix Semiconductor which has 
worked on reduced thermal contact of PCM; 
STMicroelectronics with a ‘junction selector and its 
manufacturing method’ and Macronix International 
emerging with a sidewall active pin memory and 
its manufacturing method. Again and again, the 
material of choice includes Ge, Sn and Se.
Yet the guesswork still remains as to whether 
PRAM, C-RAM or OUM can move into mass mar-
kets in the next couple of years.
Gail Purvis is a freelance industrial journal-
ist, covering the semiconductor and materials 
industries since 1978.
Figure 3. Samsung’s 512MB 
prototype of the PRAM chip.
Figure 4. To write an MRAM bit, current is passed through a program line to generate a mag-
netic field. The sum of the magnetic fields from both lines is needed to program the bit. To 
read an MRAM bit, current is passed through the bit and the resistance of the bit is sensed. 
[Courtesy: Freescale]
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